

# Winery13 CALPELLA DIS N11M-GE1 Schematics

## uFCPGA Mobile Arrandale

Intel Ibex Peak-M

2010-01-13

REV : A00

*DY : Nopop Component*

*UMA : Pop when schematic is UMA*

*DIS : Pop when schematic is DIS*

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
Custom

Document Number

**Winery13 MB DIS**

Rev  
**A00**

Date: Wednesday, January 13, 2010

Sheet 1 of 88



```
L1: Top
L2: GND
L3: Signal
L4: Signal
L5: VCC
L6: Signal
L7: GND
L8: Bottom
```

**Clock Generator**  
**SLG8SP585**

**Nvidia**  
**N11M-GE1(40nm)**

100MHz/  
2.5Gbps  
PCIe x 16  
Bandwidth  
: 8GB

*Intel CPU*

*Arrandale*

8,9,10,11,12,13,14

*FDI (UMA)*

**Intel**  
**PCH**

14 USB 2.0/1.1 ports  
ETHERNET (10/100/1000Mb)  
High Definition Audio  
SATA ports (6)  
PCIe ports (8)  
LPC I/F  
ACPI 1.1  
PCI/PCI BRIDGE

---

ATA	ODD	Flash ROM
Port x1	HDD	4MB

**HDL**

4MB 62

```
Project code : 91.4EX01.001
Part Number  : 48.4EX01.001
PCB P/N      : 09288
Revision     : A00
```

Power SW  
TPS2231R

**New Card**  
**PC Cable to Connect)** 34

PCIE x 1

10/100/1000LOM  
RTL8111DL 35

RJ45  
CONN[illegible]

**Mini-Card**  
**WWAN/ WiMAX**

**Left Side:**  
**USB x 1**

(On daughter board)

USB 2.0 x 1 PCIE x 1 **Mini-Card**  
WLAN 802.11a/b/g/n 64

**Right Side:**  
**USB x 1**

## Bluetooth

*Biometric*

<b>CPU DC/DC</b> <b>ISL62883</b> <sup>47,48</sup>	
<b>INPUTS</b>	<b>OUTPUTS</b>
+PWR_SRC	+VCC_CORE

<b>SYSTEM DC/DC</b> <b>RT8205B</b> <span style="float: right;">46</span>	
<b>INPUTS</b>	<b>OUTPUTS</b>
+PWR_SRC	+15V_ALW +3.3V_RTC_LDO +5V_ALW +3.3V_ALW

<b>SYSTEM DC/DC</b> <b>TPS51116</b> <span style="float: right;">50</span>	
<b>INPUTS</b>	<b>OUTPUTS</b>
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF

<b>SYSTEM DC/DC</b> <b>ADP3211</b>		53
<b>INPUTS</b>	<b>OUTPUTS</b>	
+PWR_SRC	+CPU_GFXCORE	

<b>SYSTEM DC/DC</b> <b>TPS51218</b> 86	
<b>INPUTS</b>	<b>OUTPUTS</b>
+PWR_SRC	+VCC_GFX_CORE

<b>CHARGER</b>		45
<b>BQ24745</b>		
<b>INPUTS</b>	<b>OUTPUTS</b>	
+DC_IN +PBATT	+PWR_SRC	

SYSTEM DC/DC		49
TPS51218		
INPUTS	OUTPUTS	
+PWR_SRC	+1.05V_VTT	



<b>LDO</b> <b>APL5930</b>		51
<b>INPUTS</b>	<b>OUTPUTS</b>	
+3.3V_ALW	+1.8V_RUN	

LDO RT9025		51
INPUTS	OUTPUTS	
+3.3V_ALW	+1.8V_RUN_GPU	

1st Samsung

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title _____			
<b><i>Block Diagram</i></b>			
Size	Document Number	Rev	
Custom	<b>Winery13 MB DIS</b>	A00	
Date:	Wednesday, January 13, 2010	Sheet 2	of 88






1st Samsung


<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: <b>Power Block Diagram</b>			
Size: Custom	Document Number: <b>Winery13 MB DIS</b>	Rev: <b>A00</b>	
Date: Wednesday, January 13, 2010	Sheet: 3	of	88




## PCH SMBus Block Diagram



### KBC SMBus Block Diagram




## Switchable Graphic SMBus Block Diagram




## Remove HDMI



# Thermal Block Diagram



# Audio Block Diagram





Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> <b>Default Mode:</b> Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor. Intel suggest 1K resistor (Fonseca)
INIT3_3V#	Internal pull-up. Leave as "No Connect"
GNT3#/GPIO55	<b>Default Mode:</b> Internal pull-up. <b>Low (0) = Top Block Swap Mode</b> Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 kΩ; do not stuff resistor.
INTVRMEN	<b>High (1) = Integrated VRM is enabled</b> <b>Low (0) = Integrated VRM is disabled</b> <b>Note:</b> CRB uses a 330-kΩ resistor.
GNT0#, GNT1#	<b>Default (SPI):</b> Leave both GNT0# and GNT1# floating. No pull up required. <b>Boot from PCI:</b>  <b>Boot from LPC:</b> Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor. Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating.
GNT2#/GPIO53	<b>Default - Internal pull-up.</b> <b>Low (0)=</b> Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
SPI_MOSI	<b>Enable Intel Anti-Theft Technology:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable Intel Anti-Theft Technology:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Intel Anti-Theft Technology:</b> Connect to +NVRAM_Vccq with 8.2-kΩ weak pull-up resistor.[CRB has it pulled up with 1-kΩ no-stuff resistor] <b>Disable Intel Anti-Theft Technology:</b> Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	<b>Low (0)-</b> Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. <b>High (1)-.</b> Security measure defined in the Flash Descriptor will be enabled.  Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. <b>Note:</b> CRB recommends 1-kΩ pull-down for FD Override. There is an internal pull-up of 20 kΩ for HDA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	<b>Low (0)-</b> Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality <b>High (1)-.</b> Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality <b>Note:</b> This is an unmuxed signal. This signal has a weak internal pull-down of 20 KΩ which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kΩ pull-up on this signal to +3.3VA rail.
GPIO8	Weak internal pull-up. Do not pull low. Sampled at rising edge of RSMRST#.
GPIO27	<b>Default = Do not connect (floating). Internal pull-up.</b> <b>High(1) =</b> Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. <b>Low (0) =</b> Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	<b>Embedded DisplayPort Presence</b>	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	<b>PCI-Express Static Lane Reversal</b>	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	<b>PCI-Express Configuration Select</b>	1: Single PCI-Express Graphics 0: Bifurcation enabled	1


PCIE Routing

LANE1	Card reader
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	MiniCard WWAN
LANE5	New Card

USB Table




USB	
Pair	Device
0	USB1
1	USB for ESATA
2	USB2
3	RESERVE
4	WLAN
5	WWAN
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	Card Reader
10	Biometric
11	CAMERA
12	New Card
13	RESERVED

1st Samsung




		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Table of Content</i></b>			
Size Custom	Document Number <b>Winery13 MB DIS</b>		Rev <b>A00</b>
Date: Wednesday, January 13, 2010		Sheet 6 of	88



SSID = Clock GEN



1st Silego 71.08585.003  
2nd ICS 71.93197.003




1st Samsung

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator SLG8SP585**  
Size: Document Number: **Winy13 MB DIS** Rev: **A00**  
Date: Wednesday, January 13, 2010 Sheet 7 of 88




SSID = CPU















SSID = CPU



PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled



CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

Calpella Platform Design Guide  
Revision 1.6

#### 4.8.3.1 LVDS Switching

Switchable GFX, just like integrated GFX only, to enable LVDS it is required that the OEM set the LDVS (L\_DDC\_DATA) strap to present (pulled up) and the eDP strap (CFG[4]) to disabled (not pulled down).

#### 4.8.3.2 eDP Switching

eDP for Switchable GFX can only be driven out of Port D of PCH. To configure Port D for embedded DP it is required to set the `DDPD_CTRLDATA` strap high to 3.3V Core rail through 2.2 k $\Omega$   $\pm$ 5% resistor, `LVDS (L_DDC_DATA)` strap as no connect and the eDP strap `CFG[4]` as no connect.


Page 482,486

DW30 Only support Arrandale,  
CFG7 no need pull down

CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	<p>Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor.</p> <p>Note: Only temporary for early CFD sample (PGA/BGA) [For details please refer to the WW33 MoW and sighting report].</p> <p>For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.</p>

DW

```
07/02 Added
1.Added display Switchable strap commentariat
```



1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			
<b>CPU (RESERVED)</b>			
Size	Document Number		Rev
	<b>Winery13 MB DIS</b>		<b>A00</b>
Date:	Wednesday, January 13, 2010	Sheet 11 of	88



SSID = CPU

## PROCESSOR CORE POWER

48A (Arburdale)



SC-1207-1  
pop C1243 and change size to 0603 for EMI

CPU1F

6 OF 9

CLARKSFIELD

1.1V RAIL POWER

CPU CORE SUPPLY



POWER

CPU VIDS

SENSE LINES

CLARKUNF

18A



SA

07/01 Check  
1. DPRSLPVR ??

The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are  
Arrandale VTT=1.05V;  
Clarkfield VTT=1.1V  
H\_VTTVID1 = Low, 1.1V  
H\_VTTVID1 = High, 1.05V


1st Samsung



Title			
CPU (VCC_CORE)			
Size	Document Number	Rev	A00
Date: Wednesday, January 13, 2010	Sheet 12	of	88





SSID = CPU






SSID = CPU



NCVF TEST PIN:  
A35, AT1, AT35, B1, A3, A33, A34,  
AP1, AP35, AR1, AR35, AT2, AT3,  
AT33, AT34, C1, C35, B35

NCVF

VSS\_NCTF#A35  
VSS\_NCTF#AT1  
VSS\_NCTF#AT35  
VSS\_NCTF#B1  
RSVD\_NCTF#A3  
RSVD\_NCTF#A33  
RSVD\_NCTF#A34  
RSVD\_NCTF#AP1  
RSVD\_NCTF#AP35  
RSVD\_NCTF#AR35  
RSVD\_NCTF#AT2  
RSVD\_NCTF#AT3  
RSVD\_NCTF#AT33  
RSVD\_NCTF#AT34  
RSVD\_NCTF#C1  
RSVD\_NCTF#C35  
RSVD\_NCTF#B35



1st Samsung

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>CPU (VSS)</b>		
Size	Document Number	Rev
	<b>Winery13 MB DIS</b>	<b>A00</b>
Date:	Wednesday, January 13, 2010	Sheet 14 of 88



(Blanking)

1st Samsung



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**


Size A3	Document Number	Rev <b>A00</b>
------------	-----------------	-------------------

Date: Wednesday, January 13, 2010	Sheet 15 of 88
-----------------------------------	----------------



(Blanking)

1st Samsung



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number

Winery13 MB DIS


Rev  
A00

Date: Wednesday, January 13, 2010Sheet 16 of 88



(Blank)

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Custom

Document Number

**Winery13 MB DIS**

Rev

**A00**

Date: Wednesday, January 13, 2010

Sheet 17 of 88



## SSID = MEMORY




[10] M\_A\_DQS#[7..0] << >> \_\_\_\_\_

[10] M\_A\_DQ[63..0] << >> \_\_\_\_\_




[10] M\_A\_DM[7..0] << >> \_\_\_\_\_

[10] M\_A\_DQS[7..0] << >> \_\_\_\_\_

[10] M\_A\_A[15..0] << >> \_\_\_\_\_




Height 5.2mm



**DW**

07/02 Reserve  
1.Added SA0\_DM1 pull-up resistor  
07/07  
2.Reserve pull-hi,io resistor



1st Samsung



Title				<b>DDRIII-SODIMM SLOT1</b>				Rev	
Size		Document Number						Rev	
Custom		<b>Winery13 MB DIS</b>						A	
Date: Wednesday, January 13, 2010				Sheet 18		of		88	










---

---











BOOT BIOS Strap

PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI (Default)



SSID = PCH

DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high. Low = Default

unused NV\_SLE strap

Port 0 for debug port

USB	
Pair	Device
0	USB1
1	USB for ESATA
2	USB2
3	RESERVE
4	WLAN
5	WWAN
6	RESERVED
7	(Not available for HM55)
8	RESERVED
9	(Not available for HM55)
10	BLUETOOTH
11	Card Reader
12	Biometric
13	CAMERA
14	New Card
15	RESERVED

Pull up in page 22  
for layout convenience


swap net for layout

Pull up in page 23 for layout convenience

**Calpella Platform Design Guide**  
**Revision 1.6**

**Table 111. Overcurrent Pin Example Configuration**

These OC7# pins are not used for USB overcurrent protection and should be configured as GPIOs. The unused USB ports can be left as no connect.



Page 233

```
SB
swap net for layout
```

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title \_\_\_\_\_

**PCH (PCI/USB/NVRAM)**

Size	Document Number	Rev
	<b>Winery13 MB DIS</b>	4


Date: Wednesday, January 13, 2010 Sheet 21 of 88








SSID = PCH



A00-0104-1



PCIECLKRQ5#

PCIECLKRQ5#

PCIECLKRQ5#

PCIECLKRQ5#





PCIECLKRQ5#

PCIECLKRQ5#




PCIECLKRQ5#

PCIECLKRQ5#

PCIECLKRQ5#



Pull up in page 21 for layout convenience



1st Samsung

**DELL** Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size: Document Number

Rev: **Winery13 MB DIS A00**

Date: Wednesday, January 13, 2010 Sheet 23 of 88







1st: EPSON 82.30001.861  
2nd: QUARTECH 82.30001.A81  
3rd: KDS 82.30001.691

DW

07/23 Added  
1. Added "ME in Manufacturing Mode" strap  
2. Added CardReader\_Wake# to sent Card detect signal for PCH . ( Only For JMB380 )


Flash Descriptor Security Override/ ME Debug Mode	
ME_UNLOCK#	This strap should only be asserted low via external pull down in manufacturing/debug environments ONLY.



SB-1026  
1. remove R2411 pull high INT\_SERIRQ to RN2501.1

DW

07/02 Change  
1. Change R2410 to dummy




INTVRMEN- Integrated SUS  
1.1V VRM Enable  
High - Enable internal VRs

[30] PCH\_AZ\_CODEC\_BITCLK <<< R2405 1 2 33R2J-2-GP ACZ\_BIT\_CLK A30  
[30] PCH\_AZ\_CODEC\_SYNC <<< R2407 1 2 33R2J-2-GP ACZ\_SYNC\_R D29  
[30] SB\_SPKR <<< R2408 1 2 33R2J-2-GP ACZ\_RST# R C30  
[30] PCH\_AZ\_CODEC\_RST# <<< R2408 1 2 33R2J-2-GP ACZ\_RST# R C30  
[30] PCH\_SDIN\_CODEC >>>

[30] PCH\_SDOUT\_CODEC <<< R2409 1 2 33R2J-2-GP ACZ\_SDATAOUT R B29  
[37] ME\_UNLOCK# <<< R2417 1 2 0R0402-PAD-2-GP ME\_UNLOCK\_R# H32  
A00-0104-1

TP2404 1 PCH\_JTAG\_TCK M3  
TP2405 1 PCH\_JTAG\_TMS K3  
TP2406 1 PCH\_JTAG\_TDI K1  
TP2407 1 PCH\_JTAG\_TDO J2  
TP2408 1 PCH\_JTAG\_RST# J4

[62] PCH\_SPI\_CLK <<< R2413 1 2 0R2J-2-GP SPI\_CLK R BA2  
[62] PCH\_SPI\_CS0# <<< R2414 1 2 0R2J-2-GP SPI\_CS#0 R AV3  
[62] PCH\_SPI\_DO <<< R2415 1 2 0R2J-2-GP SPI\_MOSI R AY1  
[62] PCH\_SPI\_DI >>> AY1  
SC-1208-1  
change R2413,R2414,R2415 from 15ohm to 0 ohm



SSID = PCH


DW

07/10 assign GPIO  
1. assign GPIO GPIO\_DSM, Felic\_DETECT#

1st Samsung

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>PCH (SPI/RTC/LPC/SATA/IHDA)</b>			
Size	Document Number	Rev <b>A00</b>	
Date: Wednesday, January 13, 2010		Sheet 24	of 88







1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

### ***PCH (POWER1)***

Size

Document Number
-----------------


**Winery13 MB DIS**

Rev	
-----	--

Date: Wednesday, January 13, 2010


Sheet 26 of 88







SSID = PCH



1st Samsung




**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (VSS)	
Size	Document Number	Rev	A00	
Date: Wednesday, January 13, 2010			Sheet 28	of 88



(Blank)

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Custom

Document Number

Rev

**(Reserve)**

**Winery13 MB DIS**

**A00**

Date: Wednesday, January 13, 2010

Sheet 29 of 88








(Blank)

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Custom

Document Number

Rev

**(Reserve)**

**Winery13 MB DIS**



**A00**

Date: Wednesday, January 13, 2010

Sheet 31 of 88



SSID = SDIO



1st Samsung




**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title				
<b>CardReader/RTS5138</b>				
Size	Document Number			Rev
Custom	<b>Winery13 MB DIS</b>			<b>A00</b>
Date:	Wednesday, January 13, 2010		Sheet 32 of	88



SSID = SDIO

# SD/MMC/MMC+ Card Reader



SSID = 1394

Remove 1394

1st Samsung



**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CARD READER CONN**  
Size: A3 Document Number: **Winery13 MB DIS** Rev: **A00**  
Date: Wednesday, January 13, 2010 Sheet 33 of 88





SSID = ExpressCard

+1.5V\_CARD Max. 650mA, Average 500mA.  
+3.3V\_CARD Max. 1300mA, Average 1000mA  
+3.3V\_CARDAUX Max. 275mA



SB-1021  
pop and change L3401 to 120 ohm;  
DY R3402, R3403 for EMI




1st Samsung

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>ExpressCard</b>			
Size	Document Number	Rev	
A3	Winery13 MB DIS	A00	
Date:	Wednesday, January 13, 2010	Sheet	34 of 88



(Blank)

1st Samsung



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


**(Reserve)**

Size A3	Document Number <b>Winery13 MB DIS</b>	Rev <b>A00</b>
Date: Wednesday, January 13, 2010	Sheet 35 of	88



```
SSID = User.Interface
```

## TPM board CONN



```
SC-1125-1 - - -
remove TPM AFTP
```




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title ***TPM***

Size Custom	Document Number <b>Winery13 MB DIS</b>	Rev <b>A00</b>
Date: Wednesday, January 13, 2010	Sheet 36 of 88	








(Blank)

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Custom

Document Number

Rev

**(Reserve)**


**Winery13 MB DIS**

**A00**

Date: Wednesday, January 13, 2010


Sheet 38 of 88







## Free Fall Sensor




**Note**  
(1) Keep all signals are the same trace width. (included VDD, GND).  
(2) No VIA under IC bottom.



(Blank)

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Custom

Document Number

Rev

**(Reserve)**

**Winery13 MB DIS**



**A00**

Date: Wednesday, January 13, 2010

Sheet 41 of 88




Remove +3.3V\_DELAY power rail 2009/05/25





SSID = DCIN




1st Samsung

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DCIN			
Size	Document Number	Rev	
Custom	Winery13 MB DIS	A00	
Date:	Wednesday, January 13, 2010	Sheet	43 of 88




SSID = BATT

## Batt Connector




1ST: 20.80962.009  
2ND: 20.81283.009


PBAT_PRES1#	1	AFTP4401
PBAT_SMBDAT1	1	AFTP4402
PBAT_SMBCLK1	1	AFTP4404
+PBATT	1	AFTP4405



1st Samsung

 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		<b>Batt Connector</b>	
		Title	
Size A3	Document Number <b>Winery13 MB DIS</b>	Rev <b>A00</b>	
Date: Wednesday, January 13, 2010	Sheet 44 of 88		






SB-1103  
1. change PL4501 to 68.5R610.201



```
SSID = PWR.Plane.Regulator_3V/5V
```





TONSEL	CH1	CH2	SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
GND	200kHz	265kHz	Operating Mode	OGA Auto Skip	Auto Skip	PWM only
VREF	245kHz	305kHz				
VREG3	300kHz	375kHz				
VREG5	365kHz	460kHz				
			EN0	Open	820kΩ to GND	GND
			Operating Mode	enable both LDOs, VCLLK on and ready to turn on switcher channels	enable both LDOs, VCLLK off and ready to turn on switcher channels	disable all circuit













$$V_{out} = 0.704V * (R1 + R2) / R2$$

```
Frequency setting
470K  -->290KHz
200K  -->340KHz
100K  -->380KHz
 39K  -->430KHz
```

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 0.56uH PCCM104T-R56mN Cynotec DCR:1.8mohm Isat=25Arms 68.R5610.10D  
O/P cap: 330U 2.5V EEF5X0D331ER 90hm3rams PANASONIC/ 79.33719.101  
H/S: SiS4062DN/ POWERPAK-8/ 11.5mOhm/14.5mOhm @4.5Vgs/ 68.04046.037  
L/S: SiS4062DN/ POWERPAK-8/ 6.4mOhm/8mohm@4.5Vgs/ 68.04042.037

1st Samsung




Title			
<b>TPS51218 +1.05V VTT</b>			
Size	Document Number		Rev
Custom	<b>Winery13 MB DIS</b>		A0
Date:	Wednesday, January 13, 2010	Sheet 49 of	88








## APL5930 for +1.8V\_RUN



## RT9025 for +1.8V\_RUN\_GPU




1st Samsung

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			APL5930/RT9205	
Size	Document Number	Rev		
Custom			Winery13 MB DIS A00	
Date:	Wednesday, January 13, 2010	Sheet	51	of 88




SSID = PWR.Plane.Switch\_1D5V CPU



1st Samsung



SSID = CPU.GFX.Regulator



1st Samsung

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 321, Taiwan, R.O.C.	
Title			
<b>ADP3211 CPU GFXCORE</b>			
Size	Document Number		Rev
Custom	<b>Winery13 MB DIS</b>		<b>A0</b>
Date:	Wednesday, January 13, 2010	Sheet	53 of 88



SSID = VIDEO

Close PCH

Close GPU

DW


07/07 Added  
1. Added LVDS DDC CLK/DAT Pull Hi

[20] L\_DDC\_DATA  
[20] L\_DDC\_CLK

[81] LDDC\_DATA  
[81] LDDC\_CLK

UMA/DIS LVDS DDC CLK/DAT select circuit

H=>B1 -iGPU PCH (UMA)  
L=>B0 -dGPU GPU (DIS)



[21,55] EDID\_SELECT# >>> EDID\_SELECT#

[81] LDDC\_CLK  
[20] L\_DDC\_CLK

LDDC\_DATA\_CON  
LDDC\_CLK\_CON

EV @ LVDS side

C5414 SC22P50V2JN-4GP  
C5415 SC22P50V2JN-4GP

1ST: 73.03157.C0H  
2ND: 73.03157.E0J

+PWR\_SRC\_LCD

EC5404

SCD1U50V3KX-1GP

+LCDVDD

C5402

SCD1U10V2KX-4GP

+3.3V\_RUN

R5410

10KR2J-3-GP

LCD\_BRIGHTNESS

R5404

23R2J-2-GP

+3.3V\_RUN

LCD\_BRIGHTNESS

R5406

100R2J-2-GP

BLON\_OUT\_R

R5413

100R2J-2-GP

LCD\_TST L

LDDC\_CLK\_CON

LCD\_DET G

LCD\_CBL\_DET#

LCD\_CBL\_DET# [25]

VGA\_TXAOUT0-

VGA\_TXAOUT0+

VGA\_TXAOUT1-

VGA\_TXAOUT1+

VGA\_TXAOUT2-

VGA\_TXAOUT2+

VGA\_TXAOUT3-

VGA\_TXAOUT3+

VGA\_TXAOUT4-

VGA\_TXAOUT4+

VGA\_TXAOUT5-

VGA\_TXAOUT5+

VGA\_TXAOUT6-

VGA\_TXAOUT6+

VGA\_TXAOUT7-

VGA\_TXAOUT7+

VGA\_TXAOUT8-

VGA\_TXAOUT8+

VGA\_TXAOUT9-

VGA\_TXAOUT9+

VGA\_TXAOUT10-

VGA\_TXAOUT10+

VGA\_TXAOUT11-

VGA\_TXAOUT11+

VGA\_TXAOUT12-

VGA\_TXAOUT12+

VGA\_TXAOUT13-

VGA\_TXAOUT13+

VGA\_TXAOUT14-

VGA\_TXAOUT14+

VGA\_TXAOUT15-

VGA\_TXAOUT15+

VGA\_TXAOUT16-

VGA\_TXAOUT16+

VGA\_TXAOUT17-

VGA\_TXAOUT17+

VGA\_TXAOUT18-

VGA\_TXAOUT18+

VGA\_TXAOUT19-

VGA\_TXAOUT19+

VGA\_TXAOUT20-

VGA\_TXAOUT20+

VGA\_TXAOUT21-

VGA\_TXAOUT21+

VGA\_TXAOUT22-

VGA\_TXAOUT22+

VGA\_TXAOUT23-

VGA\_TXAOUT23+

VGA\_TXAOUT24-

VGA\_TXAOUT24+

VGA\_TXAOUT25-

VGA\_TXAOUT25+

VGA\_TXAOUT26-

VGA\_TXAOUT26+

VGA\_TXAOUT27-

VGA\_TXAOUT27+

VGA\_TXAOUT28-

VGA\_TXAOUT28+

VGA\_TXAOUT29-

VGA\_TXAOUT29+

VGA\_TXAOUT30-

VGA\_TXAOUT30+

VGA\_TXAOUT31-

VGA\_TXAOUT31+

VGA\_TXAOUT32-

VGA\_TXAOUT32+

VGA\_TXAOUT33-

VGA\_TXAOUT33+

VGA\_TXAOUT34-

VGA\_TXAOUT34+

VGA\_TXAOUT35-

VGA\_TXAOUT35+

VGA\_TXAOUT36-

VGA\_TXAOUT36+

VGA\_TXAOUT37-

VGA\_TXAOUT37+

VGA\_TXAOUT38-

VGA\_TXAOUT38+

VGA\_TXAOUT39-

VGA\_TXAOUT39+

VGA\_TXAOUT40-

VGA\_TXAOUT40+

VGA\_TXAOUT41-

VGA\_TXAOUT41+

VGA\_TXAOUT42-

VGA\_TXAOUT42+

VGA\_TXAOUT43-

VGA\_TXAOUT43+

VGA\_TXAOUT44-

VGA\_TXAOUT44+

VGA\_TXAOUT45-

VGA\_TXAOUT45+

VGA\_TXAOUT46-

VGA\_TXAOUT46+

VGA\_TXAOUT47-

VGA\_TXAOUT47+

VGA\_TXAOUT48-

VGA\_TXAOUT48+

VGA\_TXAOUT49-

VGA\_TXAOUT49+

VGA\_TXAOUT50-

VGA\_TXAOUT50+

VGA\_TXAOUT51-

VGA\_TXAOUT51+

VGA\_TXAOUT52-

VGA\_TXAOUT52+

VGA\_TXAOUT53-

VGA\_TXAOUT53+

VGA\_TXAOUT54-

VGA\_TXAOUT54+

VGA\_TXAOUT55-

VGA\_TXAOUT55+

VGA\_TXAOUT56-

VGA\_TXAOUT56+

VGA\_TXAOUT57-

VGA\_TXAOUT57+

VGA\_TXAOUT58-

VGA\_TXAOUT58+

VGA\_TXAOUT59-

VGA\_TXAOUT59+

VGA\_TXAOUT60-

VGA\_TXAOUT60+

VGA\_TXAOUT61-

VGA\_TXAOUT61+

VGA\_TXAOUT62-

VGA\_TXAOUT62+

VGA\_TXAOUT63-

VGA\_TXAOUT63+

VGA\_TXAOUT64-

VGA\_TXAOUT64+

VGA\_TXAOUT65-

VGA\_TXAOUT65+

VGA\_TXAOUT66-

VGA\_TXAOUT66+

VGA\_TXAOUT67-

VGA\_TXAOUT67+

VGA\_TXAOUT68-

VGA\_TXAOUT68+

VGA\_TXAOUT69-

VGA\_TXAOUT69+

VGA\_TXAOUT70-

VGA\_TXAOUT70+

VGA\_TXAOUT71-

VGA\_TXAOUT71+

VGA\_TXAOUT72-

VGA\_TXAOUT72+

VGA\_TXAOUT73-

VGA\_TXAOUT73+

VGA\_TXAOUT74-

VGA\_TXAOUT74+

VGA\_TXAOUT75-

VGA\_TXAOUT75+

VGA\_TXAOUT76-

VGA\_TXAOUT76+

VGA\_TXAOUT77-

VGA\_TXAOUT77+

VGA\_TXAOUT78-

VGA\_TXAOUT78+

VGA\_TXAOUT79-

VGA\_TXAOUT79+

VGA\_TXAOUT80-

VGA\_TXAOUT80+

VGA\_TXAOUT81-

VGA\_TXAOUT81+

VGA\_TXAOUT82-

VGA\_TXAOUT82+

VGA\_TXAOUT83-

VGA\_TXAOUT83+

VGA\_TXAOUT84-

VGA\_TXAOUT84+

VGA\_TXAOUT85-

VGA\_TXAOUT85+

VGA\_TXAOUT86-

VGA\_TXAOUT86+

VGA\_TXAOUT87-

VGA\_TXAOUT87+

VGA\_TXAOUT88-

VGA\_TXAOUT88+

VGA\_TXAOUT89-

VGA\_TXAOUT89+

VGA\_TXAOUT90-

VGA\_TXAOUT90+

VGA\_TXAOUT91-

VGA\_TXAOUT91+

VGA\_TXAOUT92-

VGA\_TXAOUT92+

VGA\_TXAOUT93-

VGA\_TXAOUT93+

VGA\_TXAOUT94-

VGA\_TXAOUT94+

VGA\_TXAOUT95-

VGA\_TXAOUT95+

VGA\_TXAOUT96-

VGA\_TXAOUT96+

VGA\_TXAOUT97-

VGA\_TXAOUT97+

VGA\_TXAOUT98-

VGA\_TXAOUT98+

VGA\_TXAOUT99-

VGA\_TXAOUT99+

VGA\_TXAOUT100-

VGA\_TXAOUT100+

VGA\_TXAOUT101-

VGA\_TXAOUT101+

VGA\_TXAOUT102-

VGA\_TXAOUT102+

VGA\_TXAOUT103-

VGA\_TXAOUT103+

VGA\_TXAOUT104-

VGA\_TXAOUT104+

VGA\_TXAOUT105-

VGA\_TXAOUT105+

VGA\_TXAOUT106-

VGA\_TXAOUT106+

VGA\_TXAOUT107-

VGA\_TXAOUT107+

VGA\_TXAOUT108-

VGA\_TXAOUT108+

VGA\_TXAOUT109-

VGA\_TXAOUT109+

VGA\_TXAOUT110-

VGA\_TXAOUT110+

VGA\_TXAOUT111-

VGA\_TXAOUT111+

VGA\_TXAOUT112-

VGA\_TXAOUT112+

VGA\_TXAOUT113-

VGA\_TXAOUT113+

VGA\_TXAOUT114-





VGA\_TXAOUT114+

VGA\_TXAOUT115-

VGA\_TXAOUT115+

VGA\_TXAOUT116-








(Blank)

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Custom

Document Number

Rev

**(Reserve)**

**Winery13 MB DIS**


**A00**

Date: Wednesday, January 13, 2010Sheet 56 of 88



(Blank)

1st Samsung



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev.

Custom

Winery13 MB DIS

A00


Date: Wednesday, January 13, 2010

Sheet 57 of 88




SSID = Thermal

Fan Connector





## SATA HDD Connector



SATA HDD Interface comment  
\*\*\*\*\*


S1:GND  
S2:RX+  
S3:RX-  
S4:GND  
S5:TX-  
S6:TX+  
S7:GND

\*\*\*\*\*

P1----- 3.3V  
P2----- 3.3V  
P3----- 3.3V  
P4:GND  
P5:GND / Dell Detected Pin  
P6:GND  
P7----- 5V  
P8----- 5V  
P9----- 5V  
P10--- GND  
P11:Dell: FFS\_INT for supported HDD  
P12:GND  
P13----- 12V  
P14----- 12V  
P15----- 12V  
\*\*\*\*\*

SSID = SATA

## ODD Connector




1st Samsung




SSID = AUDIO

## Speaker Connector



SSID = AUDIO


## MIC IN



Delete Audio De-pop Circuit  
2009/07/24

SSID = AUDIO

## Head Phone



Added HP circuit 2009/05/26

1st Samsung




**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>SPEAKER/MIC/AUDIO JACK</b>		
Size	Document Number	Rev
A3	<b>Winery13 MB DIS</b>	<b>A00</b>
Date:	Wednesday, January 13, 2010	Sheet 60 of 88



(Blank)

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Custom

Document Number

**Winery13 MB DIS**

Rev

**A00**

Date: Wednesday, January 13, 2010

Sheet 61 of 88



[illegible]

SC-1208-1  
change R6206 from 15ohm to 0 ohm

EC6205  
SC4D7P50V2CN-1GP

EC6204  
SC4D7P50V2CN-1GP

EC6206  
SC4D7P50V2CN-1GP

AT25DF321-SU-GP

U6202

R6202  
RN6202  
SRV4K7J-8-GP

R6207  
4K7R2J-2-GP

R6206  
0R2J-2-GP

C6205  
SC4D7U10V3KX-GP

C6206  
SCD1U16V2KX-3GP

+3.3V\_RUN

PCH\_SPI\_HOLD\_0#

PCH\_SPI\_CLK [24]

PCH\_SPI\_DO [24]

PCH\_SPI\_CS0# [24]

PCH\_SPI\_DI [24]

PCH\_SPI\_WP#

PCH\_SPI\_DI R

CS#

SO

SI

VCC

HOLD#

WP#




GND

SC-1208-1


**SSID = RBATT**

+RTC\_CELL  
 C6202  
 1st 83.BAT54.B81  
 2nd 83.BAT54.A81  
 Width=20mils  
 D6201  
 BAT54CW-1-GP  
 1  
 2  
 RTC\_PWR  
 R6202  
 1KR2J-1-GP  
 +RTC\_VCC  
 AFT6202  
 FOX-SCN2-7-GP  
 RTC1  
 1st 20.D0075.102  
 2nd 20.F0714.002  
 AFT6201  
 +RTC\_VCC






A00-0106-1  
remove R6302, R6308 for no co-lay after XB






Remove ESD diode, confirmed with EMI




## SSID = ESATA

## ESATA Power

Share one power SW with USB port 1



A00-0106-1  
remove TR6302, TR6303 for no co-lay after XB





	ASM
ASM	
DY	



SSID = Wireless

## Mini Card Connector(802.11a/b/g/n)



1st Samsung

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**MINICARD(WLAN)/ITP CONN**

Size A3 Document Number Winery13 MB DIS Rev A00


Date: Wednesday, January 13, 2010 Sheet 64 of 88

WWW.AliSaler.Com



(Blank)

1st Samsung



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Winery13 MB DIS**

Rev  
**A00**

Date: Wednesday, January 13, 2010

Sheet 65 of 88



SSID = LED

For LED & Capacity board:

LED Type	Color	Power rail
BATTERY LED1	Amber(Multi-color)	ALW
SCRL LED	White	ALW
CAP LED	White	ALW
NUM LED	White	ALW
PWR BTN LED	White	ALW
SATA ACT LED1	White	RUN
BT ACT LED	White	RUN
WLAN/WWAN ACT LED	White	RUN

#### PWR BTN LED



#### SCRLK LED








#### CAPS LED



#### NUM LED



#### Bluetooth LED




Remove HDD LED



(Blank)

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Custom

Document Number

**Winery13 MB DIS**

Rev

**A00**


Date: Wednesday, January 13, 2010

Sheet 67 of 88




SSID = KBC

### Internal KeyBoard Connector




### KB Backlight CONN



SSID = Touch.Pad


### TouchPad Connector





SSID = User.Interface

### Hall Sensor Connector




1st Samsung

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Hall sensor		
Size	Document Number	Rev
Custom	Winery13 MB DIS	A00
Date:	Wednesday, January 13, 2010	Sheet 69 of 88



SSID = DEBUG PORT




1st Samsung

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Debug port</b>			
Size Custom	Document Number <b>Winery13 MB DIS</b>		Rev <b>A00</b>
Date: Wednesday, January 13, 2010		Sheet 70 of 88	



(Blank)

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
Custom

Document Number  
**Winery13 MB DIS**

Rev  
**A00**


Date: Wednesday, January 13, 2010

Sheet 71 of 88



(Blank)

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev.

Custom

**Braidwood**  
**Winery13 MB DIS**

**A00**





Date: Wednesday, January 13, 2010

Sheet 72 of 88



SSID = User.Interface

## Camera Connector






A00-0107-1  
remove R7302, R7303 for no co-lay after XB


For ESD

SSID = User.Interface


## Bluetooth cable conn.



Close to BT1



BT LED control signal 2009/05/26



1st Samsung

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Camera CONN**


Size: A3 Document Number: **Winery13 MB DIS** Rev: **A00**

Date: Wednesday, January 13, 2010 Sheet: 73 of 88



SSID = VIDEO

### UMA/DIS LVDS signal select circuit




FUNCTION TABLE


SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-

### UMA/DIS CRT Hsync/Vsync select circuit

Hsync & Vsync level shift



### UMA/DIS CRT signal select circuit



$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

1st Samsung

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File: **PX Swith-1**


Size: Custom Document Number: **Winery13 MB DIS** Rev: **A00**

Date: Wednesday, January 13, 2010 Sheet 74 of 88



(Blank)

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

*(Reserve)*

Size A3	Document Number <b>Winery13 MB DIS</b>	Rev <b>A00</b>
------------	---	-------------------

Date: Wednesday, January 13, 2010Sheet 75 of 88




DC\_IN baord CON

+DC\_IN : 19.5V/85W  
+3.3V\_RUN : 3300mA  
+5V\_ALW : 1000mA  
+1.5V\_RUN : 500mA  
+3.3V\_ALW : 58mA

Please reoute 300 mil at least.

LAN CLK  
LAN PCIE  
LAN PCIE  
USB PORT2




Remove AFTP test point  
Confirmed with AFTE.

1ST: 20.F1631.050  
2ND:

WWAN PCIE  
WWAN PCIE  
WWAN CLK  
WWAN USB  
WWAN SMBUS

Place near BTB1




<Core Design>



(Blank)

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Audio BD/IO BD CONN**


Size	Document Number	Rev
Custom	<b>Winery13 MB DIS</b>	<b>A00</b>

Date: Wednesday, January 13, 2010	Sheet 77 of 88
-----------------------------------	----------------




SSID = User.Interface

## Finger Printer Connector



## LED&amp;Capacity board CONN




1st Samsung



SSID = EMI


EMI Request




SSID = RF

SB-29  
RF Request

SC-1130-1  
add RC7931 for RF




HOLE :




SSID = Mechanical

SC-1130-1  
add H15 for ME



FOR CPU HOLE




FOR FAN BOSS



A00-0105-1  
change SPR5 from 34.4F822.002 to 34.42T14.002 by ME

SC-1130-1  
add SPR6 for ME



1st Samsung

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Miscellaneous Components</b>			
Size	Document Number	Rev	
Custom	<b>Winery13 MB DIS</b>	<b>A00</b>	
Date:	Wednesday, January 13, 2010	Sheet	79 of 88



**VGA-PCIE/LVDS(1/4)****Winery13 MB DIS**Rev  
**A00**








Unused IFP  
Interfaces setting  
2009/06/03



Change power  
2009/05/28





Revised decoupling C 2009/05/28

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...	...	...	...	...	...

**VGA-POWER/GND(3/4)**

Size

Document Number

ent Number  
**Winery13 MB DIS**

Rev **A00**

Date: Wednesday, January 13, 2010

Sheet 82 of 88

Date \_\_\_\_\_

Wednesday, January 13, 2010

Sheet 82 of 88



SSID = VIDEO

[84,85] MDA[0..63] <<

U8001A 1 OF 7

MDA0 D22 FBA D0  
MDA1 E24 FBA D1  
MDA2 E22 FBA D2  
MDA3 M24 FBA D3  
MDA4 D26 FBA D4  
MDA5 D27 FBA D5  
MDA6 C27 FBA D6  
MDA7 R27 FBA D7  
MDA8 A21 FBA D8  
MDA9 C21 FBA D9  
MDA10 C21 FBA D10  
MDA11 C19 FBA D11  
MDA12 C18 FBA D12  
MDA13 D18 FBA D13  
MDA14 B18 FBA D14  
MDA15 C16 FBA D15  
MDA16 E21 FBA D16  
MDA17 F21 FBA D17  
MDA18 D20 FBA D18  
MDA19 F20 FBA D19  
MDA20 D17 FBA D20  
MDA21 F18 FBA D21  
MDA22 D16 FBA D22  
MDA23 E16 FBA D23  
MDA24 A22 FBA D24  
MDA25 C24 FBA D25  
MDA26 D21 FBA D26  
MDA27 B22 FBA D27  
MDA28 C22 FBA D28  
MDA29 A25 FBA D29  
MDA30 B25 FBA D30  
MDA31 A26 FBA D31  
MDA32 U24 FBA D32  
MDA33 V24 FBA D33  
MDA34 V23 FBA D34  
MDA35 R24 FBA D35  
MDA36 T23 FBA D36  
MDA37 R23 FBA D37  
MDA38 P24 FBA D38  
MDA39 P22 FBA D39  
MDA40 AC24 FBA D40  
MDA41 AB23 FBA D41  
MDA42 AB24 FBA D42  
MDA43 W24 FBA D43  
MDA44 AA22 FBA D44  
MDA45 W23 FBA D45  
MDA46 W22 FBA D46  
MDA47 V22 FBA D47  
MDA48 AA25 FBA D48  
MDA49 W27 FBA D49  
MDA50 W26 FBA D50  
MDA51 W25 FBA D51  
MDA52 AB25 FBA D52  
MDA53 AB26 FBA D53  
MDA54 AD27 FBA D54  
MDA55 V25 FBA D55  
MDA56 R25 FBA D56  
MDA57 V26 FBA D57  
MDA58 V27 FBA D58  
MDA59 V27 FBA D59  
MDA60 T25 FBA D60  
MDA61 T25 FBA D61  
MDA62 N25 FBA D62  
MDA63 N26 FBA D63

F26 FBA\_CMD\_0 <<< FBA\_CMD\_0 [84]  
J24 RAS# [84,85]  
F25 FBA\_CMD\_2 <<< FBA\_CMD\_2 [84]  
M23 BA1 [84,85]  
N27 FBA\_CMD\_4 <<< FBA\_CMD\_4 [85]  
M27 FBA\_CMD\_5 <<< FBA\_CMD\_5 [85]  
K26 FBA\_CMD\_6 <<< FBA\_CMD\_6 [85]  
J25 FBA\_CMD\_7 <<< FBA\_CMD\_7 [85]  
J27 FBA\_CMD\_8 <<< FBA\_CMD\_8 [85]  
Q23 MAA11 [84,85]  
G26 CAS# [84,85]  
J23 WE# [84,85]  
M25 BA0 [84,85]  
K27 FBA\_CMD\_13 <<< FBA\_CMD\_13 [85]  
G25 MAA12 [84,85]  
L24 MEM\_RST <<< MEM\_RST [84,85]  
K23 MAA7 [84,85]  
K24 MAA10 [84,85]  
FBA\_CMD17 MAA10 [84,85]  
FBA\_CMD18 FBA\_CMD\_18 <<< FBA\_CMD\_18 [84]  
K25 MAA0 [84,85]  
H22 MAA9 [84,85]  
M26 MAA8 [84,85]  
H24 FBA\_CMD\_22 <<< FBA\_CMD\_22 [84]  
F27 MAA8 [84,85]  
J26 FBA\_CMD\_24 <<< FBA\_CMD\_24 [84]  
G24 MAA1 [84,85]  
G27 MAA13 [84,85]  
M24 BA2 [84,85]  
K22 FBA\_CMD\_28 <<< FBA\_CMD\_28 [85]  
J22 FBA\_CMD\_29 <<< FBA\_CMD\_29 [84]  
L22 FBA\_CMD\_30 <<< FBA\_CMD\_30 [84]

2009/06/05

C26 DQMA#0 <<< DQMA#0 [84]  
B19 DQMA#1 <<< DQMA#1 [84]  
D19 DQMA#2 <<< DQMA#2 [84]  
D23 DQMA#3 <<< DQMA#3 [84]  
T24 DQMA#4 <<< DQMA#4 [85]  
AA23 DQMA#5 <<< DQMA#5 [85]  
AB27 DQMA#6 <<< DQMA#6 [85]  
T26 DQMA#7 <<< DQMA#7 [85]

D25 QSA#0 <<< QSA#0 [84]  
A18 QSA#1 <<< QSA#1 [84]  
E18 QSA#2 <<< QSA#2 [84]  
B24 QSA#3 <<< QSA#3 [84]  
R22 QSA#4 <<< QSA#4 [85]  
Y24 QSA#5 <<< QSA#5 [85]  
AA27 QSA#6 <<< QSA#6 [85]  
R27 QSA#7 <<< QSA#7 [85]

C25 QSA0 <<< QSA0 [84]  
A19 QSA1 <<< QSA1 [84]  
E19 QSA2 <<< QSA2 [84]  
A24 QSA3 <<< QSA3 [84]  
T22 QSA4 <<< QSA4 [85]  
AA24 QSA5 <<< QSA5 [85]  
AA26 QSA6 <<< QSA6 [85]  
T27 QSA7 <<< QSA7 [85]


F24 CLKA0 <<< CLKA0 [84]  
F23 CLKA0# <<< CLKA0# [84]  
N24 CLKA1 <<< CLKA1 [85]  
N23 CLKA1# <<< CLKA1# [85]

FBA\_CLK0 FBA\_CLK0# <<< CLKA0 [84]  
FBA\_CLK1 FBA\_CLK1# <<< CLKA1 [85]  
FBA\_DEBUG M22 <<< FBA\_VREF [84]  
FBA\_VREF A16 <<< FBA\_VREF [84]

nVIDIA recommend

GT218-ES-S-A1-GP

Strap pin resistor need use 1% resistor (NV Design Guide)



Strap0	Strap1	Strap2
USER_BIT0 1	3GIO_PADCFG_LUT_ADR0 0	PCI_DEVID_0 1
USER_BIT1 1	3GIO_PADCFG_LUT_ADR1 1	PCI_DEVID_1 0
USER_BIT2 1	3GIO_PADCFG_LUT_ADR2 1	PCI_DEVID_2 1
USER_BIT3 1	3GIO_PADCFG_LUT_ADR3 1	PCI_DEVID_3 0
EDID is used	Reserved	N11M-GE1 GPU Device ID=0x0A75

ROM_SI_GPU	ROM_SO_GPU	ROM_SCLK_GPU
RAM_CFG0	VGA_DEVICE 1	PEX_PLL_EN_TERM 0
RAM_CFG1	SMB_ALT_ADDR 0	SLOT_CLK_CONFIG 1
RAM_CFG2	FB_0_BAR_SIZE 0	SUB_VENDOR 0
RAM_CFG3	XCLK_417 0	PCI_DEVID_4 1

Default setting: SAMSUNG sDDR3 64Mx16BIT-->20K pull down (0x0011)  
If use Hynix sDDR3 64Mx16BIT(0x0010), R8308 change to 15K.

RAM_CFG[3:0]	Config	FB_BUS Width	Definitions
0000			
0001			
0010	64MX16	DDR3 64Bit	Hynix
0011	64MX16	DDR3 64Bit	Samsung
0100			Default
0101			
0110			
0111			

SUB_VENDOR	XCLK_417	PEX_PLL_EN_TERM
0 No VBIOS ROM	0 277MHz (POR)	0 Disable (POR)
1 BIOS ROM present	1 Reserved	1 Enable

3GIO\_PADCFG USER[3:0]  
0000 Desktop 1111 Use EDID to detect panel settings  
1110 Notebook (POR)





SLOT\_CLOCK\_CFG  
0 GPU and MCH do not share a common reference clock  
1 GPU and MCH share a common reference clock (POR)

1st Samsung


**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	VGA-MEMORY/STRAPS(4/4)		
Size A3	Document Number	Winery13 MB DIS	Rev A00
Date: Wednesday, January 13, 2010	Sheet 83	of 88	







Revised decoupling C 2009/05/28




Revised decoupling C 2009/05/28

1st Samsung





Revised decoupling C 2009/05/28




Revised decoupling C 2009/05/28

1st Samsung



DIS  
Thermal Design Current = 12.9A  
Max Current = 16.77A  
18.45A<OCP<21.81A





```
Frequency setting
470K  -->290KHz
200K  -->340KHz
100K  -->380KHz
 39K  -->430KHz
```

SB-1023  
1. DY PD8601, PR8614, PR8618, PC8610, PQ8602,  
PR8613; change PR8611 to 24.3K, PR8607 to 20K.  
for N11M A3 change P12 step Voltage to 0.85V

PWRCNTL_0	PWRCNTL_1	+VCC_GFX_CORE
H	H	1.03V
H	L	0.85V


I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 1.5UH PCMC104T-1R5MN Cyntec DCR:4.2mohm Isat =33Arms 68.1R510.10J  
O/P cap: 330U 2V EEF50X0D331ER 90mOhm 3Arms Panasonic/ 79.33719.L01  
H/S: SI7686DP/ POWERPAK-8/ 11mohm/14mOhm@4.5Vgs/ 84.07686.037  
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037  
Switching freq-->350KHz




1st Samsung			
GAP-CLOSE-PWR			
		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>TPS51218 +VCC GFX CORE</b>			
Size	Document Number		Rev
Custom	<b>Winery13 MB DIS</b>		<b>A00</b>
Date:	Wednesday, January 13, 2010	Sheet	86 of 88




+3.3V RUN GPU



+1.05V\_GFX\_PCIE:




+1.5V\_RUN\_GPU:





1st Samsung			
		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Change List(1/3)</i></b>			
Size A3	Document Number <b>Winery13 MB DIS</b>	Rev <b>A00</b>	
Date:	Wednesday, January 13, 2010	Sheet	88 of 88



Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
01	37	2009/11/18	EE	Correct R3745 power rail to KBC_PWR	Change R3745 power rail to KBC_PWR	SC
02	36	2009/11/25	EE	TPM connector needn't AFTE test point	Remove TPM1 AFTP	SC
03	23	2009/11/25	EE	No support HDMI and eDP so needn't pop 25MHz Xtal of PCH.	C2313 pop 0 ohm if no use 25MHz XTAL	SC
04	37	2009/11/25	EE	Toggle VGA mode will flicker white screen in hybrid mode.	Add U3703 mux for panel backlight enable signal select	SC
05	54	2009/11/25	EE	Toggle VGA mode will flicker white screen in hybrid mode.	Add mux U5446 to select LCDVDD enable signal	SC
06	7	2009/11/30	RF	For solve WiMAX noise	Change C701 to 4.7pF for RF	SC
07	43	2009/11/30	RF	For solve WiMAX noise	Pop PC4303 for RF	SC
08	46	2009/11/30	RF	For solve WiMAX noise	Change PC4601 pull up to +5V_ALW for layout.	SC
09	47	2009/11/30	EE	For combine material item	Change PC4762 to 0603 size	SC
10	79	2009/11/30	ME	For one hand hold issue, ODD have noise	Add H15 for ME	SC
11	79	2009/11/30	RF	For solve WWAN noise	Add RC7931 for RF	SC
12	79	2009/11/30	RF	For solve WiMAX noise	Add SPR6 for RF	SC
13	55	2009/12/04	EMI	By EMI requirement	Change L5501,L5502,L5503 for EMI	SC
14	79	2009/12/04	EMI	By EMI requirement	Add EMI caps	SC
15	81	2009/12/04	EMI	By EMI requirement	Add EC8101,EC8102,EC8103 for EMI	SC
16	47	2009/12/04	ME	For cosmatic issue when insert 8 cell battery	Remove TC4701 for layout	SC
17	79	2009/12/04	ME	For cosmatic issue when insert 8 cell battery	Change H2 to ZZ.00PAD.D11	SC
18	30	2009/12/04	EE	Base on Application Note: IDT 92H81/79 AUX Mode as input of Diagnostic sound.	Connect U3001 pin17, pin18 to pin12 net and change R3016 to 120K for vendor request	SC
19	86	2009/12/04	EE	Set PWRCNTL_1 for default low.	Add PR8621 pull low 10K ohm	SC
20	12	2009/12/07	EMI	By EMI requirement	Pop C1243 and change size to 0603 for EMI	SC
21	33	2009/12/07	EMI	By EMI requirement	Pop C3301, EC3302, EC3303, EC3305, EC3306, EC3307, EC3308 and change from 100p to 6.8p for EMI	SC
22	54	2009/12/07	EMI	By EMI requirement	Pop EC5403 for EMI	SC
23	60	2009/12/07	EMI	By EMI requirement	Pop EC6001 and EC6002 for EMI	SC
24	63	2009/12/07	EMI	By EMI requirement	Pop R6307 for EMI	SC
25	79	2009/12/07	ME	For cosmatic issue when insert 8 cell battery	Add H16 for ME	SC
26	24	2009/12/08	EE	Base on EA teset result, change to 0 ohm.	Change R2413,R2414,R2415 from 15ohm to 0 ohm	SC
27	53	2009/12/08	EE	Base on ARD Sightings Report_18 #3622146	Change PR5311 from 4.7K to 470 ohm	SC
28	60	2009/12/08	EE	Audio AP LO THD+N fail	Change EC6004,EC6005 from 0.1U to 0.01U	SC
29	62	2009/12/08	EE	Base on EA teset result, change to 0 ohm.	Change R6206 from 15ohm to 0 ohm	SC
30	68	2009/12/08	EE	Change PCB Footprint	Change Q6808 to 84.06402.B3D	SC
31	73	2009/12/08	EMI	By EMI requirement	Pop L7301 for EMI	SC
<div> <div>1st Samsung</div> <div>  <div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> </div> </div> <div> <div>Title</div> <div>Change List(2/3)</div> </div> <div> <div>Size A3</div> <div>Document Number Winery13 MB DIS</div> <div>Rev A00</div> </div> <div> <div>Date: Wednesday, January 13, 2010</div> <div>Sheet 88 of 88</div> </div> </div>						



	Item	Page#	Date	Request By	Issue description	Solution Description
D	01	34	2010/01/07	EE	For no co-lay after XB	remove R3402, R3403
	02	37	2010/01/05	EE	Prevent SPI ROM data lost	Add reset IC U3704
	03	46	2009/12/18	EE	By POWER requirement	changePL4602 from 2.2U to 3.3U
	04	46	2009/12/18	EE	TO improve +15V_Pump Power on issue	pop PR4619; dummy PR4618
B	05	51	2010/01/07	EE	To prevent PM_SLP_S3# signal rebound	change R5102 to short pad, PC5105 to 10K
	06	52	2009/12/23	EE	PREVNET MOS DEMAGE	Change C701 to 4.7pF for RF
	07	53	2009/12/18	EE	By POWER requirement	change PR5314 from 5.9K to 6.2K
	08	55	2009/12/18	EMI	By EMI requirement	change L5501, L5502, L5503 to 0R
	09	55	2009/12/18	EMI	By EMI requirement	change R5504, R5505, R5506 from 0R to 33R
	10	55	2009/12/18	EMI	By EMI requirement	change C5520 from 22p to 10p
	11	55	2010/01/04	ME	By ME requirement	change CRT1 from 20.20431.015 to 20.20401.015
C	12	62	2010/01/04	ME	By ME requirement	change RCT1 from 20.D0210.102 to 20.D0075.102
A	13	63	2010/01/06	EE	For no co-lay after XB	remove R6302, R6308,TR6301,TR6302, TR6303
	14	64	2010/01/07	EE	For no co-lay after XB	remove L6401
	15	73	2010/01/07	EE	For no co-lay after XB	remove R7302, R7303
	16	78	2009/12/23	EE	TO PREVENT power pin short to GND when plug in cable	dummy FP1 pin6, pin7
	17	78	2009/12/23	EE	add damping resister R7804	add R7804
	18	79	2010/01/05	ME	By ME requirement	change SPR5 from 34.4F822.002 to 34.42T14.002
B						
A						

1st Samsung

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change List(3/3)

Size  
A3

Document Number  
**Winery13 MB DIS**

Rev  
**A00**

Date:

Wednesday, January 13, 2010

Sheet    88     of    88